









	Cache Model
•	Uniprocessor with two-level memory hierarchy
	<ul> <li>virtually-indexed K-way set-associative data cache using LRU replacement</li> </ul>
	– main memory.
•	K-way set-associative cache
	- Cache set contains K cache lines.
	<ul> <li>Let C (L) be the cache (line) size in bytes. The total number of cache sets is thus C/(L × K).</li> </ul>
	<ul> <li>A cache is called direct-mapped when K=1</li> </ul>
	<ul> <li>A cache is called fully-associative when K=C/L.</li> </ul>
•	Cache locking
	- Cache locking mechanism allows a single cache line to be locked.
•	Pre-fetch / Invalidate
	<ul> <li>Processors can load and invalidate cache lines selectively. (This can be emulated in software.)</li> </ul>
•	Cache partitioning
	- Implemented either in hardware or software.
	<ul> <li>Partition unit is a cache set.</li> </ul>







int a[100], b[100];	int a[100], b[100];
int c[100], k=0;	int c[100], k=0;
for (i=0;i<100;i++)	for (i=0;i<100;i++)
a[i]=random(i);	a[i]=random(i);
for (i=0;i<100;i++)	for (i=0;i<100;i++) {
c[i]= <b>b[a[i]]</b> +c[i];	<pre>lock(); /*Region 1*/</pre>
N=random(i)*100;	c[i]=b[a[i]]+c[i];
for (i=0;i <n;i++) td="" {<=""><td>unlock();</td></n;i++)>	unlock();
if (c[i]>15)	}
k++;	N=random(i)*100;
c[i]=0;	<pre>lock(); /*Region 2*/</pre>
}	for (i=0;i <n;i++) th="" {<=""></n;i++)>
	<pre>register int temp=(c[i]&gt;15);</pre>
	<pre>lock();/*Region 2.1*/</pre>
Data-dependent accesses:	if (temp)
b[a[i]]	k++;
	unlock();
Merging constructs:	c[i]=0;
for (i=0;i <n;i++)< td=""><td>}</td></n;i++)<>	}
if (c[i]>15)	unlock();
	Leek / Jaleek Oleeenent











				Con	npares u	tilizatio	n levels					
		Large Task Set Medium Task Set							et			
		32KB			16KB			32KB			16KB	
Ways	1	2	4	1	2	4	1	2	4	1	2	4
LOCK	0.95	0.95	0.95	0.81	0.68	0.65	0.43	1.75	1.74	2.10	2.19	2.10
Table	e 2. P	erforn	nance	of st	atic ca	ache I	ockin	ig and	lour	cache	analy	vsis.
Tabl	e 2. P	erforn	nance	of st	atic ca	ache I	ockin	ig and	lour	cache	analy	vsis.